

## Rapid Joule Heating of Metal Films Used to Fabricate Polycrystalline Silicon Thin Film Transistors

Yoshiyasu KANEKO, Nobuyuki ANDOH and Toshiyuki SAMESHIMA

Tokyo University of Agriculture and Technology, 2-24-16, Nakacho, Koganei, Tokyo 184-8588, Japan

(Received May 16, 2002; accepted for publication May 29, 2002)

We report fabrication of p-channel polycrystalline silicon thin film transistors (poly-Si TFTs) at a low temperature using a rapid crystallization joule heating method. Fifty-nm-thick silicon films were crystallized via 300-nm-thick SiO<sub>2</sub> intermediate layers by heat diffusion from joule heating induced by electrical current flowing in chromium strips. The maximum grain size was about 100 nm. Oxygen plasma of 13.56 MHz at 100 W, 130 Pa and 250°C was applied for 5 min for defect reduction in the polycrystalline silicon films. Heat treatment at 200°C with 1.3 × 10<sup>6</sup>-Pa-H<sub>2</sub>O vapor was applied for 3 h to improve electrical properties of SiO<sub>x</sub> gate insulator. TFTs had a high carrier mobility of 204 cm<sup>2</sup>/V·s and a low threshold voltage of -2.1 V. [DOI: 10.1143/JJAP.41.L913]

KEYWORDS: joule heating, crystallization, poly-Si, TFT, defect, mobility

Rapid annealing is attractive for formation of polycrystalline silicon (poly-Si) films at low processing temperatures and the application of poly-Si to the fabrication of electrical devices such as thin film transistors (TFTs).<sup>1–5</sup> Laser crystallization has been widely used for rapid formation of polycrystalline silicon films. Poly-Si TFTs with good performance have been reported. For laser crystallization, optical equipment is required in order to deliver the laser beam to samples and to control the distribution of laser beam intensity. We have recently demonstrated a simple crystallization method using electrical-current-induced joule heating.<sup>6,7</sup> Silicon films have been rapidly heated and crystallized through heat diffusion from thin metal films heated by electrical-current-induced joule heating.

In this paper, we report fabrication of p-channel polycrystalline silicon thin film transistors (poly-Si TFTs) using the rapid joule heating method. A high carrier mobility of 204 cm<sup>2</sup>/V·s and a low threshold voltage of -2.1 V demonstrate that the polycrystalline silicon films fabricated by the present method are suitable for device application.

Figure 1(a) shows a schematic apparatus of the present joule heating for crystallization of silicon films. Undoped amorphous silicon films with a thickness of 50 nm were formed by low pressure chemical vapor deposition (CVD) methods on glass substrates. 300-nm-thick SiO<sub>2</sub> films were formed on the silicon films by sputtering. 100-nm-thick chromium films were subsequently formed on the SiO<sub>2</sub> films. Chromium strips with a width of 200 μm were defined by etching. Aluminum electrodes with a gap of 500 μm were also formed on the chromium strips to apply electrical voltages. The resistance of the chromium strips was 70 Ω. Pulsed voltages with a duration of 5 μs were applied to the samples, as shown in Fig. 1(a). The electrical current was measured as a voltage V<sub>I</sub> at the 2.2-Ω-load resistances R<sub>I</sub> connected between the sample and ground using a digital oscilloscope in order to obtain the joule heating intensity. The joule heating intensity per unit area P(t) is given as

$$P(t) = \frac{\left( V_0 - V_I \left( 1 + \frac{R_s}{R_I} \right) \right) V_I}{R_I S}, \quad (1)$$

where V<sub>0</sub> is the applied voltage, R<sub>s</sub> is the series resistance, 10 Ω of the circuit and S is the area of the chromium strips. The joule heat generated in the chromium films diffuses into




Fig. 1. Schematic apparatus of the rapid joule heating of metal films and the cross section of the layered structure of samples (a). 5-μs-pulsed voltage was applied to 100-nm-thick Cr strip with a length of 500 μm and a width of 200 μm. (b) is schematic fabrication flow of poly-Si TFTs.

the underlying layers and the silicon films are heated by heat flow through the intermediate SiO<sub>2</sub> layer. A heat intensity of 0.7-MW/cm<sup>2</sup> was generated in the Cr strips at an applied voltage of above 140 V. Figure 1(b) shows the fabrication steps of TFTs. 50-nm-thick undoped amorphous silicon films were crystallized by joule heating at 5-μs-pulsed voltage of 140 V applied to the Cr strips, as shown in Fig. 1(a). After removing the Cr strips and the SiO<sub>2</sub> intermediate layers, 20-nm-thick SiO<sub>x</sub> and Al strips with a length of 25 μm

were formed on the channel regions of the polycrystallized silicon films. A dopant source of 150-nm-thick  $B_2O_3$  layer was formed on the sample surface by spin coating of an organic liquid which consisted of an organic binder and  $B_2O_3$  molecules. The samples were irradiated with XeCl excimer laser pulses at  $420 \text{ mJ/cm}^2$ . Boron atoms were diffused into the silicon films and doped silicon films were formed. A conductivity of  $22 \text{ S/cm}$  was achieved in the doped silicon. Hall effect current measurements revealed a carrier concentration of  $4 \times 10^{19} \text{ cm}^{-3}$ . In contrast, the silicon region below the Al layer was not heated by laser irradiation due to reflectance of laser light. After removing the dopant films and Al/ $SiO_x$  films,  $13.56 \text{ MHz}$  oxygen plasma at  $100 \text{ W}$ ,  $130 \text{ Pa}$  at  $250^\circ\text{C}$  was applied for 5 min for defect reduction in the polycrystalline silicon films.<sup>8)</sup> After silicon island formation, 280-nm-thick  $SiO_x$  films were formed as the gate insulator by thermal evaporation of  $SiO$  powders at room temperature.<sup>9)</sup> Contact holes were opened and then Al gate, source and drain electrodes were formed. After formation of the TFT structure, TFTs were heated at  $200^\circ\text{C}$  with  $1.3 \times 10^6 \text{ Pa-H}_2\text{O}$  vapor for 3 h for oxidation of  $SiO_x$ .<sup>10,11)</sup> C-V measurement determined the dielectric constant of  $SiO_x$  and the density of defect states.

The silicon layers were rapidly heated and crystallized by heat diffusion from the hot chromium layers at the applied voltage of  $140 \text{ V}$ . Figure 2 shows a micrograph of the bright field image of the transmission electron microscope (TEM) plane view for silicon films crystallized by the present method at  $140 \text{ V}$ . The silicon region underlying the Cr strips was completely crystallized. Fine crystalline grains with sizes ranging between  $50$  and  $100 \text{ nm}$  were closely formed.

Figure 3 shows capacitance responses with the gate voltage with a frequency of  $1 \text{ MHz}$  for Al gate metal-oxide-semiconductor (MOS) capacitors with the present  $SiO_x$  as-fabricated and annealed at  $200^\circ\text{C}$  with  $1.3 \times 10^6 \text{ Pa H}_2\text{O}$  vapor for 3 h. A sharp capacitance transition was observed. From the curve of capacitance versus gate voltage, the specific dielectric constant of the  $SiO_x$  layer, the densities of interface traps and fixed oxide charges were estimated to be  $16.8$ ,  $2.0 \times 10^{10} \text{ cm}^{-2} \cdot \text{eV}^{-1}$  and  $7.1 \times 10^{11} \text{ cm}^{-2}$ , respectively, for as fabricated MOS capacitors. The high-pressure  $H_2O$  vapor




Fig. 2. Micrograph of the bright field image of transmission electron microscope (TEM) plane view for 50-nm-thick silicon films crystallized by the rapid joule heating of metal films at  $140 \text{ V}$ .




Fig. 3. C-V characteristics at  $1 \text{ MHz}$  for Al gate metal-oxide-semiconductor (MOS) capacitors with  $SiO_x$  as fabricated and treated with  $1.3 \times 10^6 \text{ Pa-H}_2\text{O}$  vapor heating at  $200^\circ\text{C}$  for 3 h. The area of gate Al metal was  $5.5 \times 10^{-3} \text{ cm}^2$ .




Fig. 4. Output characteristics of p-channel poly-Si TFTs with a channel length of  $25 \mu\text{m}$  and a channel width of  $70 \mu\text{m}$ .

heat treatment oxidized  $SiO_x$  layers so that the maximum oxide capacitance decreased as shown in Fig. 3. The specific dielectric constant of the  $SiO_x$  layer, the densities of interface traps and fixed oxide charges were estimated to be  $4.9$ ,  $2.0 \times 10^{10} \text{ cm}^{-2} \cdot \text{eV}^{-1}$  and  $3.4 \times 10^{10} \text{ cm}^{-2}$ , respectively, after the  $H_2O$  vapor heat treatment. The density of the fixed oxide charges was markedly reduced because of the reduction of silicon dangling bonds in  $SiO_x$  films.

Figure 4 shows the output ( $I_d$ - $V_d$ ) characteristics of the p-channel poly-Si TFT with a channel length of  $25 \mu\text{m}$  and a channel width of  $70 \mu\text{m}$ . It shows good ohmic characteristics and a high drain current. Figure 5 shows the transfer characteristic of the TFTs. The threshold voltage was  $-2.1 \text{ V}$ . The maximum effective carrier mobility in the linear region was  $204 \text{ cm}^2/\text{V} \cdot \text{s}$ . The minimum subthreshold slope was  $0.25 \text{ V/decade}$ . The results of Figs. 4 and 5 indicate that the polycrystalline silicon films formed by the present joule heating method have sufficient quality for TFT operation.

In order to estimate the density of defect states in polycrystalline silicon films, transfer characteristics were analyzed using a numerical calculation program, which was constructed with the finite-element method combined with statistical thermodynamical conditions with defect states localized at  $SiO_2/Si$  interfaces as well as silicon films.<sup>12,13)</sup> We introduced the deep-level defect states localized at the mid gap, which had a Gaussian-type energy distribution. Tail-




Fig. 5. Transfer characteristics of p-channel poly-Si TFTs. The solid curve is experimental drain current and the dashed curve is calculated drain current.

state-type defect states were also introduced. The density exponentially decreased from the valence band as well as the conduction band edges to the deep energy level in the band gap. The defect states were placed uniformly in the silicon films. The density of defect states at SiO<sub>2</sub>/Si interfaces was determined by C–V measurements of MOS capacitors to be  $2 \times 10^{10} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ . The best agreement of calculated transfer characteristics to experimental ones resulted in the density of defect states. The calculated drain current is shown by the dashed curve in Fig. 5. The calculation suggested that the silicon channel of the present TFTs had duplicate tail states with widths of 0.04 eV and 0.26 eV. The densities of unoccupied tail states in the flat band condition was  $3.8 \times 10^{11} \text{ cm}^{-2}$  for the width of 0.04 eV and  $1.9 \times 10^{11} \text{ cm}^{-2}$  for 0.26 eV. The density of unoccupied states at mid gap was  $2.0 \times 10^{11} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ . The low density of defect states enabled a marked increase in the hole carrier density with a low gate voltage application.

In summary, the rapid heating properties of joule heating induced by electrical current flowing in chromium strips were employed in order to crystallize 50-nm-thick silicon films for fabrication of poly-Si TFTs. The application of pulsed voltage at 140 V for 5  $\mu\text{s}$  caused a rapid crystallization of the silicon films with a maximum grain size of 100 nm via 300-nm-thick

SiO<sub>2</sub> intermediate layers. P-channel poly-Si TFTs were fabricated by the formation of a boron-doped source drain region using the laser-doing method. Defect reduction treatment of 13.56 MHz-oxygen plasma at 100 W, 130 Pa at 250°C was applied for 5 min to the crystallized silicon films. Heat treatment at 200°C with  $1.3 \times 10^6$ -Pa-H<sub>2</sub>O vapor was for 3 h also applied after TFT fabrication in order to improve electrical properties of SiO<sub>x</sub> gate insulator. Poly-Si TFTs had high carrier mobility of 204 cm<sup>2</sup>/V·s and low threshold voltage of –2.1 V. The numerical calculation suggested that tail-type defect were dominant in the silicon films. The densities of unoccupied tail states in the flat band condition are  $3.8 \times 10^{11} \text{ cm}^{-2}$  for a width of 0.04 eV and  $1.9 \times 10^{11} \text{ cm}^{-2}$  for 0.26 eV. The results indicate that the polycrystalline silicon films formed by the present joule heating method have sufficient good quality for TFT operation.

The authors thank Professors T. Mohri and T. Saitoh for their support.

- 1) T. Sameshima, S. Usui and M. Sekiya: IEEE Electron Device Lett. **7** (1986) 276.
- 2) K. Sera, F. Okumura, H. Uchida, S. Itoh, S. Kaneko and K. Hotta: IEEE Trans. Electron Devices **36** (1989) 2868.
- 3) T. Serikawa, S. Shirai, A. Okamoto and S. Suyama: Jpn. J. Appl. Phys. **28** (1989) L1871.
- 4) A. Kohno, T. Sameshima, N. Sano, M. Sekiya and M. Hara: IEEE Trans. Electron Devices **42** (1995) 251.
- 5) H. Kuriyama, T. Kuwahara, S. Ishida, T. Nohda, K. Sano, H. Iwata, S. Noguchi, S. Kiyama, S. Tsuda, S. Nakano, M. Osumi and Y. Kuwano: Jpn. J. Appl. Phys. **31** (1992) 4550.
- 6) T. Sameshima, Y. Kaneko and N. Andoh: Appl. Phys. A **73** (2001) 419.
- 7) T. Sameshima, Y. Kaneko and N. Andoh: Appl. Phys. A **74** (2002) 719.
- 8) Y. Tsunoda, T. Sameshima and S. Higashi: Jpn. J. Appl. Phys. **39** (2000) 1656.
- 9) T. Sameshima, A. Kohno, M. Sekiya, M. Hara and N. Sano: Appl. Phys. Lett. **64** (1994) 1018.
- 10) K. Sakamoto and T. Sameshima: Jpn. J. Appl. Phys. **39** (2000) 2492.
- 11) K. Asada, K. Sakamoto, T. Watanabe, T. Sameshima and S. Higashi: Jpn. J. Appl. Phys. **39** (2000) 3883.
- 12) P. V. Evans and S. F. Nelson: J. Appl. Phys. **69** (1991) 3605.
- 13) M. Kimura, R. Nozawa, S. Inoue, T. Shimoda, B. O. Lui, S. W. Tam and P. Migliorato: Jpn. J. Appl. Phys. **40** (2001) 5227.